



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/654,943	09/01/2000	Seung Kuk Ahn	8733-294-00	7898
30827	7590 11/15/2005		EXAMINER	
	A LONG & ALDRIDO	KOVALICK,	VINCENT E	
1900 K STR WASHINGT	ON, DC 20006	ART UNIT	PAPER NUMBER	
•			2677	

DATE MAILED: 11/15/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		09/654,943	AHN, SEUNG KUK			
		Examiner	Art Unit			
		Vincent E. Kovalick	2677			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
WHIC - External after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Operiod for reply is specified above, the maximum statutory period wire to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be tim ill apply and will expire SIX (6) MONTHS from to cause the application to become ABANDONED	l. ely filed the mailing date of this communication. O (35 U.S.C. § 133).			
Status						
1)🖂	Responsive to communication(s) filed on 11 Ju	lv 2005	•			
2a)⊠		action is non-final.				
3)□	,—		secution as to the merits is			
,	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
D.		,				
Dispositi	on of Claims					
4)⊠	Claim(s) <u>1-20</u> is/are pending in the application.	•				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	Claim(s) is/are allowed.					
	Claim(s) <u>1-6 and 10-17</u> is/are rejected.					
	Claim(s) 7-9 and 18-20 is/are objected to.					
8)[]	Claim(s) are subject to restriction and/or	election requirement.				
Applicati	on Papers	•	,			
9) 🔲 🤈	The specification is objected to by the Examiner	· •				
10)⊠ The drawing(s) filed on <u>01 September 2000</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority u	ınder 35 U.S.C. § 119					
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
	☑ All b)☐ Some * c)☐ None of:	, , , , , , , , , , , , , , , , , , , ,	(=, =, (.).			
	1. Certified copies of the priority documents	have been received.				
	2. Certified copies of the priority documents		on No.			
	3. Copies of the certified copies of the priori					
	application from the International Bureau		a mana mananar a taga			
* S	ee the attached detailed Office action for a list of	- · · · ·	d.			
			·			
Associate of	<i>(</i> -)					
Attachment	(s) e of References Cited (PTO-892)	A) [] [DTO 440)			
1) U Notice of References Cited (PTO-892) 4) U Interview Summary (PTO-413) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) 🔲 Inform	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) 🔲 Notice of Informal Pa				
Paper	No(s)/Mail Date	6)				

Art Unit: 2673

DETAILED ACTION

Response to Amendment

1. This Office Action is in response to Applicant's Response to Non-Final Office Action dated July 11, 2005, in response to USPTO Office Action dated January 12, 2005.

The amendments to claims 1, 5, 11 and 16 have been noted and entered in the record.

In consideration of the amendments to said claims 1, 5, 11 and 16, the 102(e) rejection of said claims 1, 5, 11 and 16 is herewith withdrawn

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3, 4-5, 11 and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirakata (USP 6,496,172).

Relative to claims 1, 5, 11 and 16, Hirakata **teaches** a liquid crystal display device, active matrix type liquid crystal display device, and method of driving the same (col. 5, lines 41-67; col. 6, lines 1-67 and col. 7, lines 1-16); Hirakata further **teaches** an apparatus and method for driving a liquid crystal panel having pixels arranged at each intersection between gate lines and data lines in a matrix type in an inversion system, comprising: first signal supplying means for setting at least one pixel block each of which includes at least two data lines within the liquid crystal panel

Art Unit: 2673

to apply data signals having the same polarity to adjacent pixels in a gate line direction within the at least one pixel block; and second signal supplying means for applying data signals to pixels outside the at least one pixel block, wherein the applied data signals have a polarity contrary to data signals applied to pixels adjacently arranged at left and right sides thereof and also arranged outside the at least one pixel block (Figs. 17A).

The difference between the teachings of Hirakata and that of the instant invention is that though the methodology as taught by Hirakata teaches the limitations of as set forth in claims 1-2, 4-5, 11 and 15-16 of the instant invention Hirakata does not address the issue of the brightness difference between the adjacent pixels being reduced to eliminate a noise pattern in the vertical direction.

It would have been obvious to a person of ordinary skill in the art at the time of the invention that the teachings of Hirakata satisfy the teachings of claims 1, 5, 11 and 16 of the instant invention.

Regarding claim 2, Hirakata **teaches** driving a liquid crystal panel wherein the pixel block is positioned at a boundary portion between column drivers (col. 16, lines 54-59 and Fig. 17A) Regarding claim 3, Hirakata further **teaches** driving a liquid crystal panel wherein the pixel block includes at least two data lines to which a data is applied from the same column driver (Fig. 5, item 505).

Relative to claims 4 and 15, Hirakata **teaches** driving a liquid crystal panel wherein all the pixels within the liquid crystal panel responds to the data signals having a polarity inverted every frame (col. 3, lines 22-25).

4. Claims 6 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirakata as applied to claims 5 and 16 respectively in item 3 hereinabove, and further in view of Okumura et al. (USP 5,739,804).

Regarding claims 6 ands 17, Hirakata **does not teach** a liquid crystal panel comprising line-inversion control means for controlling the first signal supplying means to apply the data signals having the same polarity to the adjacent pixels in the gate line direction; and dot-inversion control means for controlling the second signal supplying means to apply the data signals having a polarity contrary to the pixels at the left and right sides thereof.

Hirakata teaches a liquid crystal display device with no flicker and with a bright display by using a frame inversion driving technique.

Okumura et al. **teaches** a liquid crystal display device in which a period other than an image display prior is extended (col. 7, lines 15-67 and col. 8, lines 1-65); Okumura et al. further **teaches** a liquid crystal panel comprising line-inversion control means for controlling the first signal supplying means to apply the data signals having the same polarity to the adjacent pixels in the gate line direction; and dot-inversion control means for controlling the second signal supplying means to apply the data signals having a polarity contrary to the pixels at the left and right sides thereof (col. 1, lines 53-62).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Hirakata the feature as taught by Okumura et al. in order to optimize the drive device output.

5. Claims 10, 12, 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirakata as applied to claims 2 and 11 respectively in item 3 hereinabove, and further in view of

Art Unit: 2673

Jeong et al. (USP 6,271,816).

Regarding claims 10 and 13, Hirakata does not teach a method wherein data lines within a least one first plurality of consecutively arranged data lines are connected to adjacent column drivers. Hirakata teaches a liquid crystal display device with no flicker and with a bright display by using a frame inversion driving technique.

Jeong **teaches** a power saving circuit and method for driving an active matrix display (col. 3, lines 62-67 and col. 4, lines 1-7); Jeong et al. further **teaches teach** a method wherein data lines within a least one first plurality of consecutively arranged data lines are connected to adjacent column drivers (col. 2, lines 60-67; col. 5, lines 10-23 and col. 6, lines 49-62).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Hirakata the feature as taught by Jeong et al. in order to provide the means to significantly reduce the power needed by the column drive circuit to drive voltages of alternating polarity onto the column electrodes, in this way significant power is saved in both the pixel inversion and the row inversion schemes (Jeong et al. col. 3, lines 66-67 and col. 4, lines 1-3).

Relative to claims 12 and 14, Jeong et al. further **teaches** the method step of providing a plurality of column drivers for applying the video signal, wherein each column driver is connected to a plurality of consecutively arranged data lines (col. 4, lines 65-67; col. 5, lines 1-9 and Fig. 1A).

Allowable Subject Matter

6. Claims 7-9 and 18-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claims 7 and 18, the major difference between the teachings of the said prior art of record and that of the instant invention is that said prior art of record does not teach an apparatus for driving a liquid crystal panel wherein the first and second signal supplying means comprises at least two signal inverters for responding to control signals applied from the line inversion control means and the dot-inversion control means to invert phases of input data signals.

Response to Applicant's Remarks

8. Applicant's arguments filed July 11,2005 have been fully considered but they are not persuasive.

Regarding Applicant's remarks relative to claims 1, 5, 11 and 16, based on the language of said claims 1, 5, 11 and 16; Hirakata (UISP 6,496,172) teaches setting at least one pixel block each of which includes at least two data lines within the LC panel; allowing adjacent pixels in a gate line direction within the at least one pixel block to respond to data signals having the same polarity; and allowing pixels outside the at least one pixel block to respond to data signals having a polarity contrary to pixels adjacently arranged at left and right sides thereof as taught by Fig. 17A.

Art Unit: 2673

Regading Applicant's remarks relative to claim 2, when defining a "pixel block" to include two adjacent pixels of the same polarity in a scanning line direction, the boundary for that block would be

inside the columns adjacent the right and left sides of the block, said columns being driven by column drivers (Fig. 17A).

Relative to Applicant's remarks regarding claims 6 and 17, Okumura eat al. (USP 5,739,804) teaches the application of line inversion and dot inversion (col. 1, lines 53-62).

Applicant's remarks indicting the allowability of dependent claims based on the argument that claims 1, 5, 11 and 16 are allowable are rendered moot in light of the rejected status of said claims 1, 5, 11 and 16.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U. S. Patent No.	6,559,822	Okuzono
U. S. Patent No.	6,400,350	Nishimura et al.
U. S. Patent No.	6,327,008	Fujiyoshi

Art Unit: 2673

Final Action

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2673

To Respond

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent E. Kovalick whose telephone number is 571-272-7669. The examiner can normally be reached on Monday-Thursday 7:30- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on 571-272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vincent E. Kovalick November 8, 2005

PRIMARY EXAMINED